Investigation of the Timing Parameters of The Arbiter-Based Physically Unclonable Function Using a Ring Oscillator
https://doi.org/10.35596/2522-9613-2022-28-1-27-38
Abstract
The possibility of using a ring oscillator circuit for measuring the propagation delays of signals through symmetrical APUF paths of various lengths implemented on an FPGA is considered. The creation of the experimental setup and the course of the experiments are described. The dependence of the absolute values of the signal propagation delays and their statistical characteristics on the number of blocks of the symmetric paths under study is investigated. The metrics of stability and intercrystalline uniqueness are calculated based on the obtained experimental data of delay measurements. The improvement of APUF stability and uniqueness depending on the length of the symmetric paths is confirmed.
About the Authors
A. Yu. Shamyna
Belarusian State University of Informatics and Radioelectronics
Belarus
Belarus
Shamyna Artsiom Yurievich, M.Sci., (Engineering), Senior Lecturer
220013, Minsk, P. Brovki, 6, tel. +375-17-293-84-63
A. A. Ivaniuk
Belarusian State University of Informatics and Radioelectronics
Belarus
Belarus
Ivaniuk A.A., Dr. of Sci. (Engineering), Associate Professor, Professor at the Comp. Sci. Department, Head of the Joint Educational Laboratory “SK hynix memory solutions Eastern Europe"
220013, Minsk, P. Brovki, 6
References
1. Agarwal A., Blaauw D., Zolotov V. Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations. ICCAD-2003. International Conference on Computer Aided Design. 2003:900-907. DOI: 10.1109/ICCAD.2003.159781.
2. Böhm C., Hofer M. Physical Unclonable Functions in Theory and Practice. New York: Springer Science+Business Media; 2013.
3. Wang Y., Wang C., Gu C. Theoretical Analysis of Delay-based PUFs and Design Strategies for Improvement. 2019 IEEE International Symposium on Circuits and Systems (ISCAS). 2019:1-5. DOI: 10.1109/ISCAS.2019.8702722.
4. Rührmair U., Schröder H., Katzenbeisser S. Strong PUFs: Models, Constructions, and Security Proofs. Towards Hardware-Intrinsic Security. 2010:79-96. DOI: 10.1007/978-3-642-14452-3_4.
5. Lee J.W., Lim D., Gassend B. A technique to build a secret key in integrated circuits for identification and authentication applications. Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat No.04CH37525). 2004:176-179. DOI: 10.1109/VLSIC.2004.1346548.
6. Ozturk E., Hammouri G., Sunar B. Physical unclonable function with tristate buffers. 2008 IEEE International Symposium on Circuits and Systems. 2008:3194-3197. DOI: 10.1109/ISCAS.2008.4542137.
7. Chen Q., Csaba G., Lugli P. The Bistable Ring PUF: A new architecture for strong Physical Unclonable Functions. 2011; IEEE International Symposium on Hardware-Oriented Security and Trust. 2011:134-141. DOI: 10.1109/HST.2011.5955011.
8. Suh G.E., Devadas S. Physical unclonable functions for device authentication and secret key generation. Proceedings of the 44th annual Design Automation Conference. 2007:9-14. DOI: 10.1145/1278480.1278484.
9. Yarmolik V.N., Vashinko Y.G. [Physical unclonable functions]. Informatika = Informatics. 2011;2(30):92-103. (In Russ.)
10. Ivaniuk A.A., Zalivaka S.S. [Physical cryptography and security of digital devices]. Doklady BGUIR=Doklady BGUIR. 2019;2(120):50-58. (In Russ.)
11. Yu H., Xu Q., Leong P.H.W. Fine-grained characterization of process variation in FPGAs. 2010 International Conference on Field-Programmable Technology. 2010:138-145. DOI: 10.1109/FPT.2010.5681770.
Review
For citations:
Shamyna A.Yu., Ivaniuk A.A. Investigation of the Timing Parameters of The Arbiter-Based Physically Unclonable Function Using a Ring Oscillator. Digital Transformation. 2022;28(1):27-38. (In Russ.) https://doi.org/10.35596/2522-9613-2022-28-1-27-38
Views:
438
Email this article 